


FIG. 2 IC ... T-INTEGRATED CIRCUIT SIGNAL GENERATOR SENERATOR SENERATOR RAS SIGNAL GENERATOR **PAR** RAS фχ **ΦPA** PAC RAS. фγ -ф0P CAS SIGNAL GENERATOR CASC R/W CONTROL SIGNAL GENERATOR - φRW CAS-SG-SG-ME ¢ -Pw-G --TIMING PULSE GENERATING TGB-**DATA** BLOCK ΦPA **INPUT PRW** BUFFER SA C-SW M-ARY DIB **Din** MEMORY POP FRW SENSE COLUMN **ARRAY** AMP. SWITCH 2(J+1) BITS **ODout** DOB-OUTPUT AMP (OA) DATA ROW AND COLUMN DECODER OUTPUT ϕ_{X} BUFFER RE-DER R+C-DER \$Vcc PAC PAR' ADDRESS BUFFER \$Vss ADB **VBB** GENERATOR VBB -**ADDRESS** VBB - G 'Ao∼Ai SIGNALS` Ai+1~AJ SIGNALS






FIG. 4B

RAS L

PPC L

PA H


PPA H


VCC


VDL VCC

VDL VCC

O










FIG. 6




FIG. 7A




FIG. 7B

Vcc-L	WELL	C	-SW	_	WELL	Vcc-L
SA2 M-ARY		SAI SAI				
SA2 M-ARY	1-32	SAI			•	
SA2 M-ARY SA2 M-ARY	1-33	SA1 SA1				
SA2 M-ARY	1-64					
SA2		SA1 SA1				
SA2 M-ARY	1-96	SAI	CR			
		1	C - DCR			
SA2		SAI SAI				
SA2 M-ARY	1-224	SAI				
SA2		SAI SAI				
SA2 M-ARY	- 256	SAI				




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 9C

